BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Opcode-labs - ECPv6.15.17.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Opcode-labs
X-ORIGINAL-URL:https://opcode-labs.com
X-WR-CALDESC:Évènements pour Opcode-labs
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/Paris
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20260329T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20261025T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20270328T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20271031T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260616
DTEND;VALUE=DATE:20260620
DTSTAMP:20260416T042939
CREATED:20260322T201229Z
LAST-MODIFIED:20260324T190609Z
UID:17899-1781568000-1781913599@opcode-labs.com
SUMMARY:ARM Cortex-M4 Fundamentals
DESCRIPTION:Formation intensive 4 jours sur l’architecture ARMv7-M. Au programme : NVIC\, MPU\, FPU\, DSP extensions\, modes basse consommation et débogage sur cibles STM32F4. Labs pratiques sur hardware réel. Max 10 participants.
URL:https://opcode-labs.com/cour/arm-cortex-m4-fundamentals/
LOCATION:OpCode Labs — Tunis HQ\, 14 Rue du Lac Windermere\, Tunis\, Tunis\, 1053\, Tunisia
CATEGORIES:ARM / MCU
ATTACH;FMTTYPE=image/webp:https://opcode-labs.com/wp-content/uploads/2026/03/imgi_165_Arm-CortexX4.webp
ORGANIZER;CN="Mehdi Trabelsi":MAILTO:mehdi@opcodelabs.io
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Europe/Paris:20260707T090000
DTEND;TZID=Europe/Paris:20260710T170000
DTSTAMP:20260416T042939
CREATED:20260322T201229Z
LAST-MODIFIED:20260324T134617Z
UID:17900-1783414800-1783702800@opcode-labs.com
SUMMARY:ARM Cortex-M7 & High-Performance MCU
DESCRIPTION:Maîtrisez le Cortex-M7 : gestion des caches L1\, TCM\, bus AXI/AHB\, chaînes DMA et contraintes temps-réel. Travaux pratiques intensifs sur STM32H7. Prérequis : Cortex-M4 ou expérience équivalente.
URL:https://opcode-labs.com/cour/arm-cortex-m7-high-performance-mcu/
LOCATION:OpCode Labs — Tunis HQ\, 14 Rue du Lac Windermere\, Tunis\, Tunis\, 1053\, Tunisia
CATEGORIES:ARM / MCU
ATTACH;FMTTYPE=image/webp:https://opcode-labs.com/wp-content/uploads/2026/03/imgi_189_11M7-image-light-scaled.webp
ORGANIZER;CN="Sarra Mansour":MAILTO:sarra@opcodelabs.io
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260721
DTEND;VALUE=DATE:20260724
DTSTAMP:20260416T042939
CREATED:20260322T201229Z
LAST-MODIFIED:20260324T155733Z
UID:17901-1784592000-1784851199@opcode-labs.com
SUMMARY:ARM Cortex-M33 & TrustZone
DESCRIPTION:Sécurité hardware ARMv8-M : partitionnement TrustZone-M\, SAU/IDAU\, secure boot\, PSA Certified. Formation essentielle pour projets IoT sécurisés. Lab sur STM32U5.
URL:https://opcode-labs.com/cour/arm-cortex-m33-trustzone/
LOCATION:OpCode Labs — Tunis HQ\, 14 Rue du Lac Windermere\, Tunis\, Tunis\, 1053\, Tunisia
CATEGORIES:ARM / MCU
ATTACH;FMTTYPE=image/jpeg:https://opcode-labs.com/wp-content/uploads/2026/03/Rel_250109_NXP.jpg
ORGANIZER;CN="OpCode Labs Team":MAILTO:contact@opcodelabs.io
END:VEVENT
END:VCALENDAR